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ABSTRACT
Formal performance analysis is now regularly applied in the
design of distributed embedded systems such as automotive
electronics, where it greatly contributes to an improved pre-
dictability and platform robustness of complex networked
systems. Even though it might be highly beneficial also in
MpSoC design, formal performance analysis could not easily
be applied so far, because the classical task communication
model does not cover processor-memory traffic, which is an
integral part of MpSoC timing. Introducing memory ac-
cesses as individual transactions under the classical model
has shown to be inefficient, and previous approaches work
well only under strict orthogonalization of different traffic
streams.
Recent research has presented extensions of the classical
task model and a corresponding analysis that covers perfor-
mance implications of shared memory traffic. In this paper
we present a multithreaded multiprocessors platform and
multimedia application. We conduct performance analysis
using the new analysis options and specifically benchmark
the quality of the available approach. Our experiments show
that corner case coverage can now be supplied with a very
high accuracy, allowing to quickly investigate architectural
alternatives.
1. INTRODUCTION AND MOTIVATION
Formal performance analysis is regularly applied in the
design of distributed embedded systems. There, it greatly
contributes to an improved predictability and platform ro-
bustness of highly complex networked systems, such as in
automotive electronics. Advances in new modular perfor-
mance analysis techniques allow to analyze large scale, het-
erogeneous systems, providing reliable data on transitional
load situations, end-to-end timing, memory usage, or packet
losses. The corresponding methods and tools are now reg-
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ularly used i.e. in automotive design at early industrial
adopters [1]. There, analysis is often combined with trac-
ing and simulation to cover the difficult corners of the sys-
tem state space resulting from parallel execution in distrib-
uted applications and communication over heterogeneous
networks. Formal analysis is also used for early evaluation
of architectures with respect to extensibility or flexibility in
combination with design space exploration support.
Improving predictability is also a major goal in MpSoC
design in order to reduce design risk and avoid performance
bottlenecks. Predicting the timing behavior of MpSoCs,
however, is fundamentally more difficult than in the dis-
tributed case: The interaction and correlation between in-
tegrated system components, such as a shared memory or
coprocessors, or cache accesses are highly dynamic and can
routinely lead to overload situations. In the application that
we present in this paper, memory transactions of 4 multi-
threaded cores are tightly interleaved partially hiding each
other’s memory transaction delays.
In this paper, we combine two techniques to solve the
performance analysis challenge of a realistic multicore multi-
threaded system. The first technique addresses performance
data acquisition and is adopted from automotive design ex-
perience. Rather than pursuing guaranteed worst case exe-
cution time analysis, the individual components (i.e. tasks
mapped to cores) are simulated individually leading to ob-
served worst case timing and memory access frequencies in-
cluding caches misses. Other than in the case of distributed
real-time systems however, the exact timing of memory ac-
cesses of a core triggered by the tasks running on the core,
shows large time variations due to architecture and fine grain
task behavior. It is therefore hardly possible to derive a
guaranteed sequence and timing of such events from mea-
surements.
In previous work, it has been proposed to aggregate the
memory accesses over the task execution time and derive
event models from such aggregate behavior rather than look-
ing at individual memory transactions. This perfectly mat-
ches the data acquisition by measurement. Therefore, we
employ the corresponding analysis as a second technique in
the multiprocessor analysis. This combination is done for
the first time.
Using this procedure we tackle three major obstacles that
have hindered the general application of formal methods in
the performance analysis of MpSoCs and the given setup in
particular: We tackle the timing feedback of memory ac-
cess on the task execution by explicitly modeling memory
accesses; we extract the dynamic run-time behavior of the
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tasks by simulating each task in isolation, thus avoiding sys-
tem level distortions; and we avoid the inaccuracy of treat-
ing memory access individually by resorting to the aggregate
modeling.
The results are compared to other performance verifica-
tion techniques. A simulation of the whole multicore system
with the same application load provides a lower bound on
the resulting global system performance. We also present
a formal verification on the basis of individual transactions
which provides an upper bound and represents the previous
state of the art in formal performance modeling.
The remainder of this paper is structured as follows. First,
we present related work in Section 1.1. We then present the
investigated platform and application in Section 2. This
is followed by a description of the utilized formal analysis
procedure in Section 3. Section 4 provides the results of the
experimental application, and we conclude in Section 5.
1.1 Related Work
Most previous work has addressed the MpSoC analysis
challenges only in part. For example, to avoid the feedback
effect of memory timing on the task execution, an increas-
ingly common counter-measure is the orthogonalization of
system resources [2][3], e.g. through time-driven schedul-
ing of the memory bus. By reducing the timing interde-
pendence, system functions can then be verified separately.
While this option simplifies the verification procedure, it
implies a conservative design with in general increased re-
source and possibly also power requirements. Andrej et al
[4] have significantly reduced the cost of orthogonalization
by deriving optimal bus-schedules given the memory access
pattern of each task. Still, if the same performance can be
achieved (and verified) without such hardware mechanisms
this allows constructing more efficient and flexible systems.
Isolated task worst case execution time analysis has until
recently focused on the single-processor case (see [5] for an
overview). As memory access timing is relatively predictable
in such a setup, the problem of deriving the memory access
delay was for many years simply a matter of deriving the
amount of memory accesses (i.e. cache misses) per task exe-
cution. Due to the challenges of formally addressing single-
processor architectures (out-of-order pipelines, conditional
execution, a.s.o.), simulation and measurements are still a
common option to derive the relevant information about in-
dividual tasks [1, 6]. If these metrics are deemed unreli-
able, these values may be manually modified to compensate
for anticipated and unanticipated changes during the design
process. Siebenborn et al. [7] integrate inter-task communi-
cation into the control-flow graph representation to cover the
globally possible execution traces, covering synchronization
effects but not implicit memory delays.
Finally, memory accesses typically occur in great num-
bers, while real-time research has classically focussed on the
individual worst-case. To address this various methods have
been suggested. Stohr et al. [6] suggest a simulation-based
approach to derive the timing parameters of the arbitration
points. They are able to approach PC-like architectures but
do not address the overestimation given above. Schliecker et
al. and Henriksson et al. [8] have identified the need to in-
vestigate the aggregate delay over all memory accesses. Hen-
riksson provides extensions of network calculus to derive the
heterogeneous memory access delays. However, they do not
consider local scheduling or fully the feedback effect when
additional delays may occur due to the stretched execution
of a task. This has been addressed in [9] where the aggregate
memory access time is derived iteratively.
In multiprocessor systems with shared interconnects and
memories formal models can provide insight into worst-case
access delays to shared resources. But previous work has
provided only insufficient experimental data to demonstrate
its applicability to actual real-time systems. For this rea-
son, this paper investigates an industrial-grade MpSoC plat-
form with multithreaded processors. We apply the only
system-level approach that allows to address dynamic mem-
ory scheduling and its effects on local scheduling. In order to
focus on the effects of integrating multiple applications into
the same system, we chose simulation as the most efficient
method to derive the timing of individual tasks.
2. THE STEPNP PLATFORM
The StepNP platform [3] has been introduced the STMi-
croelectronics advanced system technology organization as
an experimental MpSoC target platform for the MultiFlex
platform mapping tools [10]. It is general-purpose, but can
be adopted to suit the demands of various application do-
mains. StepNP is not used in a commercial product, but it
has served as a baseline to support the exploration of plat-
form mapping tools for next generation platforms (such as
Nomadik(tm) [11]) The StepNP platform is still very inter-
esting for investigation, as it represents a realistic system. A
number of applications have already been ported to the plat-
form [12][10] to investigate application behavior and tune
architecture design decisions.
2.1 Platform Architecture
The basic StepNP platform consists of a set of fully pro-
grammable RISC processors and a standardized intercon-
nect. Figure 1 shows the three basic components of the plat-
form: processor engines (in this case 4 RISC based proces-
sors), an interconnect (the STBus communication infrastruc-
ture), and some specialized coprocessors (in this case, two
hardware-based scheduling engines which support SMP and
message-passing programming models [10]).
Figure 1: StepNP Base Platform
As sketched in the introduction, memory access latency
is an issue of growing concern in any embedded system de-
sign. In the given platform concept the processors are there-
fore equipped with hardware multithreading capability. It
allows effective latency ”hiding” where CPU cycles are not
wasted but can be used by other threads. Such a hard-
ware multithreaded processor has a separate register bank
http://www.digibib.tu-bs.de/?docid=00022837 13/10/2008
for each thread, allowing low-overhead context switching be-
tween threads, often with no disruption to the processor
pipeline [3].
In the original concept, a crossbar and a multi-bank mem-
ory are used to deliver orthogonal performance to each proces-
sor. In this paper, we utilize reliable load models to bound
the impact of shared interconnect on timing. One result is,
that in the example application, a single shared bus would
also deliver sufficient performance.
2.2 Image Processing Application
The example application chosen for this investigation was
was selected and provided by the E´cole Polytechnique de
Montre´al and has been mapped to the StepNP platform. It
is an image processing algorithm for video applications that
consists of 5 successive filtering and processing steps (see
Figure 2). Each of these 5 application functions fetches the
resulting image produced by the predecessor from the cache
or implicitly from the shared memory, performs its neces-
sary operations (mostly on the cached data), and leaves the
result in the shared memory for the next stage. The frames
are processed sequentially. Each processing step can be par-
allelised into n = 2x independent tasks, where x is config-
urable. The parallelization represents a spacial dissection of
the original frame into equally sized tiles. When a new frame
has arrived at the system’s input the task is forked into n
subtasks that are assigned to the available threads. After
all subtasks have completed execution the image is merged
again for the next step.
For efficiency reasons, no software multiplexing is imple-
mented, so that the number of forked threads is bounded by
the number of available hardware threads (number of CPUs
multiplied with the number of threads per CPU). The fork-
ing and merging is controlled by a user thread running on
one of the CPUs in between the pipeline functions. All mem-
ory operations pass via the same interconnect to the same
memory (see Sec. 2.1).
Figure 2: Image Processing Application
3. FORMAL MULTIPROCESSOR PERFOR-
MANCE ANALYSIS
The traditional approach to formal performance analysis
is performed bottom up: First the individual task behavior
is investigated in detail to gather all relevant data such as the
execution time. This information can then be used to derive
the behavior within loosely coupled components, accounting
for local scheduling interference. Finally, the system level
timing is derived on the basis of the lower level results. This
procedure is summarized in this section.
To tackle the analysis complexity of large-scale and het-
erogeneous systems, the performance analysis can be broken
down into separate local analyses of tasks mapped to re-
sources that are then composed using a generic description
of the traffic that can lead to task activations (as is done in
[13] and [14]).
In general, a task can be a computation, communication,
or data storage operation. A task is assumed to be activated
when it has all data required for execution available at its
inputs. After it has executed for a time no longer than
its worst case execution time (WCET), it has produced all
data at the output when it has finished. This model of a
task corresponds to common design practice in distributed
systems. Implicit memory accesses can be covered by the
extension described below.
Figure 3: Example Event Arrival Bounds
Event models are used to capture the possible patterns of
task-activating events in a systematic, abstract fashion. The
event models specify the minimum (ηmin(w)) and maximum
(ηmax(w)) amount of events in a stream that may occur in
a time window of any given size w. To describe the pattern
of events in a compact fashion, event models can also be
represented through key parameters (such as period, jitter,
minimum distance) as is done in [13]. Figure 3 shows the
upper and lower bounds of an example (bursty) event model.
Every task is mapped to a resource that defines the schedul-
ing policy used to arbitrate between multiple active tasks.
A scheduling analysis (such as those derived from the fun-
damental work in [15]) can be performed for each resource if
the pattern of activating events is known. The result of this
analysis is the local task worst case response time (WCRT).
Based on this the pattern of activating events that is pro-
duced at the task output (which can be system output or
another task’s input) can be derived (e.g. by accounting for
an increased jitter).
Figure 4: MpSoC Performance Analysis Loop
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To derive the actual system performance, an iterative ap-
proach is used (shown in the outer loop at the right hand side
of Figure 4). First, the traffic imposed onto the system from
outside is characterized by the designer in the form of con-
servative event models. All other event models within the
system are initialized with optimistic guesses. These event
models are then used as the basis for the local component
scheduling analyses as described above. This provides local
response times and generated output traffic. These output
event models are then used to refine the previous estimates.
This procedure is monotonic, as the event models become
increasingly more general with each iteration, and thus each
iteration contains the previous assumptions [13]. The analy-
sis is complete if either all event streams converge toward a
fix-point, or if an abort condition, e.g. the violation of a
timing constraint has been reached. Once the analysis has
converged, the local response times can be used to derive
end-to-end latencies, and the output event models describe
the traffic produced by the system’s outputs.
This procedure has been extended in [9] to account for
shared memory systems. The model of the task behavior
is extended to include local execution and memory trans-
actions during the execution. Such a communicating task
performs transactions during its execution as the ones de-
picted in Figure 5. The depicted task requires two chunks
of data from an external resource. It issues a request and
may only continue execution after the transaction was e.g.
transmitted over the bus, processed on the remote compo-
nent and transmitted back to the requesting source. Such
memory accesses may be explicit data fetch operations or
implicit cache misses.
The memory is considered as a separate component and
a (local) analysis must be available to predict the timing of
a set of memory requests. For this again, the event models
capturing the memory traffic are required. Each proces-
sor scheduling analysis can then account for memory access
timing by calling the memory analysis with locally derived
memory event models and additional information (such as
addresses). This is shown on the left hand side of Figure 4.
3.1 Round-Robin Scheduler
Single-processor round-robin scheduling has been covered
by previous research, most recently in [16]. The scheduler
provided in the StepNP hardware mulithreaded processor
models used in this given case is different mainly in two
ways: Firstly, all time slots are of equal size and execution
times are an integer multiple of the time slot size (which
can be exploited to derive a more compact analysis), and
secondly, tasks that are waiting for external data to arrive
are skipped (which needs to be addressed by the analysis).
This is covered in [17], but the approach can be only applied
to systems with up to two threads for which the analysis al-
ready exhibits a high computation time. Furthermore, indi-
vidual minimum memory access times must be given. The
response time analysis in the extended version of this pa-
per [18] specifically covers the given scheduler and will be
utilized for our analysis.
Almost all tasks in the application are communicating
tasks, as they require data from the shared memory dur-
ing their execution. The response time of a communicating
task is given by the sum of its ready times plus the time it
is waiting for data.
Figure 5 shows an example execution trace of a task run-
ning on core 0. The thread of task 1 is locally preempted by
the other active thread and delayed by its memory accesses
(“task 1 waiting”). Its memory accesses in turn are delayed
by the memory requests coming from the other cores (not
shown), but also from core 0 itself. We call the sum of the
waiting times the accumulated busy time. When the memory
request is finished, the task additionally has to wait until its
thread context is serviced again.
Figure 5: Example Execution Trace for a Task ac-
cessing the Shared Memory
The challenge in the given scheduling policy is to consider
the delay due to memory accesses during the execution of a
task. As discussed in the introduction, considering requests
individually will lead to a significant overestimation of the
actual worst case behavior. The key idea is to consider all
requests during the runtime of a task jointly.
This accumulated busy time can be efficiently calculated
e.g. for a shared bus: A set of requests is issued from dif-
ferent processors that may interfere with each other. The
exact individual request times are unknown and their actual
latency is highly dynamic. Extracting detailed timing infor-
mation (e.g. when a specific cache miss occurs) is virtually
impossible, and considering such details in a conservative
analysis highly exponential. Consequently, we waive such
details and focus on bounding the accumulated busy time.
Without bus access prioritization, it has to be assumed
that it is possible for every memory access issued by any
processor during the runtime of a task activation i that these
will disturb the transactions issued by i. In the present setup
this is given by the requests issued by the other concurrently
active tasks on the other processors, as well as the tasks on
the same processor as their requests are treated first-come-
first-served.
Thus, the accumulated busy time S of a task τi’s memory
requests can be bounded as follows:
Si(w) ≤
X
p∈P
X
τ∈p
η+τ (w)Cτ (1)
P is the set of processors in the system. τ is a task
mapped to a processor p.
η+τ is the maximum number of requests sent by all activa-
tions of task τ within a time window of size w.
Cτ is the maximum time that a request by task τ occupies
the shared resource.
The requests of the analysed task τi are considered in Equa-
tion 1 as η+i (w). Please refer to [18] for more detailed mod-
eling, i.e. differentiating τi’r requests from the interference
by other tasks and options for request prioritization.
Note that the given accumulated busy time depends on
the time window size within which the requests are sent.
A stretched execution time due to memory accesses allows
for additional interference on the memory and vice versa
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(increased η+τ (w)). Thus, Equation 1 needs to be integrated
into the tasks response time equation and solved iteratively.
Given a certain dynamism in the system, this accumula-
tive approach will interestingly not result in excessive over-
estimations as demonstrated in the following experiments.
4. EXPERIMENTS
In the first experiment, we investigate the performance
analysis accuracy using a synthetic example. Consider a
platform configuration with 4 cores connected to a shared
memory that is arbitrated first-come-first-served. One core
executes a real-time task and the others perform latency
insensitive image processing. Due to the common memory
and interconnect, the computation on each core can not be
considered independently. Rather, the current memory load
from any of the cores impacts the run-time of tasks on the
other cores.
Assuming each processor thread can have only one open
transaction at a time, the worst case memory access time can
be straight-forwardly bounded as the product of the num-
ber of processors and worst-case delay of each access. This
time can be multiplied with the amount of memory accesses
and added to the task’s core execution time. This method is
depicted in Figure 6 (Analysis “per access”). If the same sys-
tem is executed on the simulator, a much smaller response
time is measured for the real time task (Simulation). The ca.
100% deviation shows the room for improvement. Repeating
the analysis by resorting to the new analysis options, partic-
ularly the accumulated busy time (Analysis “accumulate”),
delivers much tighter results.
Figure 6: Formal Analysis options compared to
Measurements
For the following study of the complete system described
in Section 2, we adopt a mixed methodology. We use the
available timing aware simulators to investigate the timing of
individual components (i.e. tasks) in a reasonable amount of
time. This removes the need to derive specific models of the
tasks and their execution environment. The formal analysis
framework presented in this paper is then used to quickly
and reliably derive the integration effects on the system level
with robust accuracy. Nevertheless, formal methods such
as reviewed in [5] can be used to achieve higher confidence
in the extracted task timing and consequently the overall
analysis results.
We collected the data in isolated simulations of each ap-
plication function. A simulation run can yield the following
results between two breakpoints: Total execution time, num-
ber of cache hits, number of cache misses, number of writes.
By taking care that no other tasks are active in the system,
these values can directly be attributed to one task. In our
case study we use a benchmark input image for this purpose.
This was sufficiently accurate as the nature of the algorithm
is such that it shows no input data dependent behavior.
The cache offers single cycle access to the active thread,
so that we consider the cache hit delay as part of the exe-
cution time. A cache miss will incur a waiting time for the
requesting task that consists of the request latency via the
bus plus the access time to the memory. Although the de-
lays are actually input parameters to the simulator, we have
independently determined them through measurements.
Figure 7: Experiments for Singlethreaded Setup
Figure 7 shows the results of the first experiment. Each
of the 5 application functions is presented individually. The
first bar represents simulated execution time if a dissected
input image is concurrently processed by the four CPUs.
Next, we performed our formal analysis with the data pre-
viously gathered from the exclusive function simulation (sec-
ond bar). As there are no additional conflicts on processors,
crossbar, or the memory, we receive very accurate results
that closely resemble the simulation.
Now we modify the model of the bus and the memory to
exclusively treat one request at a time in a first-come-first-
served ordering. This is easily introduced into the analysis
of each task by including the memory interference in the
tasks’ accumulated busy times of Equation 1. The conserv-
ative model of the interference will now contain all memory
accesses by the tasks that are active at the same time. The
third bar in Figure 7 shows the predicted response time for
each application function. The response times of the func-
tions are affected by the contention on the bus and memory
to different degrees. Depending on the amount of memory
traffic the response times increase by 25% for Gauv and up
to 41% for Droot. In a final option we assume a hypothetical
memory and bus controller that allows two parallel accesses
which reduces the interference by half (4th bar). A designer
can now choose the cheapest bus structure that is still guar-
anteed to deliver sufficient performance.
The second series of experiments assumes each application
function is parallelised into 8 subtasks. Again, we derived
single subtask behavior by simulation in isolation. The first
two bars in Figure 8 show that our approach can again pre-
cisely capture the actual behavior for 8 concurrent subtasks
on 8 cores.
We then assume that two subtasks are mapped to hard-
ware threads on the same processor. This will cause com-
petition for the processor, and also for the cache content.
The third bar shows that for most functions (Gauv, Gauh,
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Figure 8: Experiments for Multithreaded Setup
Compedge, and Droot) processor sharing increases the mea-
sured response time by less than 100%. This can be at-
tributed to how efficiently the memory accesses interleave
during runtime. However, the measured response time for
Reverse is more than twice as large: By mapping two tasks
to the same core, the required execution time will remain un-
affected, but the cache miss rate may increase due to cache
thrashing.
This change in cache behavior can be avoided by relying
on local cache partitioning or analytically bounded with for-
mal task analysis such as [5]. Neither method is in place in
our setup, so in order to account for this interference, we
have measured the additional cache misses for each function
observed under dualthreaded simulations. In general, sim-
ulation is unreliable to find worst-case cache misses due to
the large space of possible application and cache states. In
the given setup however, the state space is much smaller,
because a) the input data does not impact the number of
cache misses and b) the thread-offsets vary only insignifi-
cantly due to the fork-join structure of the application. The
contribution of this effect to the response time is shown in
the respective upper parts of each column.
Also for the setup with 4 dual-threaded processors, we
explore the option of utilizing shared FCFS busses which
allow only one or two simultaneous transactions. Functions
which perform more memory accesses (Compedge, Reverse,
or Droot) again suffer more severely from the resulting bus
competition (as seen in the last two bars).
The overall analysis speed was very high. Each simula-
tion run of individual task functions already took minutes
to complete and had to be repeated several times, which
becomes a severe problem if system level options are inves-
tigated. By contrast, each analysis result was calculated in
less than a second due to the abstraction from the actual
functionality.
5. CONCLUSION
In this paper a formal performance methodology and analy-
sis has been applied to a realistic embedded multiprocessor
system on chip. This was possible by addressing and quan-
tifying the impact of the complex interdependencies that
surface when shared memories are used. We capture the lo-
cal task interaction in the multithreaded round-robin sched-
uler in our analysis allowing the prediction of the worst case
response times. The memory accesses are analysed with un-
matched speed and precision by relying on the concept of
accumulated busy times instead of deriving individual re-
quest timing. We have used this approach to gather worst
case performance metrics and quickly derive accurate esti-
mates for various interconnect options.
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APPENDIX
A. MULTITHREADED ROUND-ROBIN
In this section we introduce a scheduling analysis to deter-
mine the response time of tasks in the StepNP setup as pre-
sented in Section 2. First a worst case performance analysis
of the scheduler for a set of simple tasks is presented, which
we then extend to communicating tasks.
The utilized scheduler behaves as follows: A uniprocessor
with N hardware threads scheduled under the Multithreaded
Round-robin (MTRR) Scheduling policy will cyclically offer
tslot of execution time to each thread. Each thread that is
not ready will be skipped with no additional overhead. As
long as the number of tasks does not outgrow the number of
hardware threads, all activations of a task τi are serviced by
thread i in order of their arrival. In the given system tslot
is equivalent to the execution time of a single instruction.
By definition, a simple task τi becomes ready when an ac-
tivating event has arrived. The maximum number of events
in a time window of size w that can lead to the activation
of a task i in a time is bounded by η+i (w) (as provided in
the iterative analysis of Sec. 3). An activation i of a task
τi is finished when it has executed on the processor for a
time no longer than Ci corresponding to its worst case core
execution time. An activation of a simple task is continu-
ously ready (but not necessarily executing) once it has been
activated until it is finished.
To derive the worst case response time of such a task acti-
vation, we will first bound the delay that such an activation
can experience due to other threads executing.
Lemma 1. Given hardware threads i, j, let thread i be
ready for si consecutive time slots within an arbitrary time
window of size wi. Within this time window, thread j may
keep thread i from executing for no more than
dj(w) ≤ tslot ·min{si,

Ej(w)
tslot

} (2)
where Ej(w) is the maximum amount of execution requested
by thread j during w.
Proof. For each thread j the amount of interference it
may inflict on another thread (e.g. thread i) is bounded by
both a) the workload to be processed by thread j and b)
the number of time slots offered to thread j. Both can be
bounded by two simple observations:
a) Thread Workload: The maximal accumulated execu-
tion requirement for a thread j which services task τj de-
pends on the time window size w and is bounded by the
maximum number of activations of τj in this time window:
Ej(w) = η
+
j (w) ·Cj . Thus, thread j will have no remaining
workload after it has received dEj(w)/tslote time slots, and
will consequently waive any further time slots.
b) Thread Execution Opportunities: Let thread i be ready
for si consecutive time slots. Then underMTRR every other
thread is offered exactly si − 1 time slots in between. Fur-
thermore, when the thread i has become ready for the first
time, every other thread is offered at most one time slot be-
fore i receives its first time slot. Thus, si consecutive time
slots of the same thread can be delayed by at most si time
slots occupied per other thread.
Thus, the delay dj(w) that each thread j can cause to the
si time slots of thread i within a time window of size w is
bounded by Equation 2.
Theorem 1. The response time of a task that requires si
consecutive time slots of thread i is bounded by
Ri ≤ tslot · si +
X
j∈{T\i}
dj(Ri) (3)
where tslot is the duration of one time slot, T are the uti-
lized hardware threads, and dj(Ri) is the delay imposed by a
hardware thread j during the response time Ri.
Proof. The thread i requires to be assigned si = dCi/tslote
time slots to finish an activation of task i. The processor ar-
bitrating the hardware threads T allows each other thread
{j ∈ T \ i} to delay the execution of thread i by at most
dj(w) (see Lemma 1, and thus at most dj(Ri) within i’s re-
sponse time Ri. Thus, the worst case response time of an
activation of task i fulfills Equation 3.
Equation 3 shows Ri on both sides and can not directly
be solved. However, due to the monotonicity of the right
hand side of Equation 3 it can be efficiently solved through
iteration as proposed in [15]. Initially a small value for R0i =
0 is assumed and the result is recursively applied until a fix
point is reached.
B. CONSIDERING SHARED MEMORY AC-
CESSES
The challenge in the given scheduling policy is to consider
the effect of memory accesses during the execution of a task.
These accesses will cause voluntary suspension of the tasks
(task waiting), which will cause the corresponding thread to
be skipped until the requested data is available.
A Communicating Task (as depicted Figure 5) behaves
like a simple task, but additionally requires data from the
shared memory during its execution. Let Qi be the set of
requests qi,n with 0 ≤ n < |Qi| defining the target and ad-
dress of the requests. These requests can be explicit memory
accesses or implicit cache misses. The task is said to be wait-
ing, when it has sent a request for data, but the data has
not arrived at the processor. The response time of a com-
municating task is given by the sum of its ready times plus
the time it is not ready, which is its waiting time.
The analysis requires a safe upper bound on the amount of
memory requests. For a given task, this can be derived with
static analysis approaches such as [5] for both explicit data
fetch operation and implicit cache misses. Alternatively, as
performed in Sec. 4, simulation of individual tasks can be
used to gather adequate estimates.
The requests will separate the task into |Qi| + 1 subse-
quences of time slots during which the task is continuously
ready with arbitrary lengths si,0, si,2, ...si,|Qi|. The sum of
these subsequence lengths constitutes the original number of
occupied time slots (
P
n=0..|Qi| si,n = si). In the StepNP
setup, memory request can only occur at the end of a time
slot, because the time slots are assigned for single instruc-
tions only.
For every memory request qi,n, task activation i will be in
the waiting state for a time wi,n while the data is requested
over the bus, provided by the memory and transferred back
to the CPU. Afterwards the requesting thread has to wait
for the next time slot in order be serviced. It is then contin-
uously ready for si,n+1 time slots before it requests the next
data and becomes waiting again. Let this time be R(si,n+1).
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Then, an activation is finished after:
Ri = (
X
n=0..|Qi|
R(si,n) + wi,n) +R(si,|Qi|+1) (4)
Recall Equation 2 delivers a conservative bound on the
number of time slots occupied by a thread j, servicing sim-
ple tasks, before thread i has received the opportunity to
execute si time slots. Communicating tasks with the same
execution requirement Ej(w) may not impose more interfer-
ence in the same time frame. Thus Equations 2 and 3 can
still be used to bound the response time of any subsequence
si,n of time slots of thread i (i.e. R(si,n)). It now remains
to compute the intermediate waiting times
P
wi,n.
The key idea is to consider all requests during the lifetime
of a task jointly. We introduce the worst case accumulated
busy time, which is defined as the total amount of time dur-
ing which at least one request has been issued but is not
finished. The accumulated busy time of the requests to the
bus and the memory then exactly correspond to the sum of
the task waiting times required in Equation 4 (
P
wi,n).
This accumulated busy time can be efficiently calculated
e.g. for a shared bus: A set of requests is issued from dif-
ferent processors that may interfere with each other. The
exact individual request times are unknown and their actual
latency (wi,n) is highly dynamic. Extracting detailed timing
information (e.g. when a specific cache miss occurs) is vir-
tually impossible, and considering such details in a conser-
vative analysis highly exponential. Consequently, we waive
such details and focus on bounding the accumulated busy
time (
P
wi,n). It can straightforwardly be bounded by the
sum of all involved transmission times, including those ini-
tiated from other processors. Given a certain dynamism in
the system, this consideration will not result in excessive
overestimations.
Without bus access prioritization, it has to be assumed
that it is possible for every transaction issued by any proces-
sor during the lifetime of a task activation i that they will
disturb the transactions issued by i. In the present setup
this is given by the requests issued by the other concur-
rently active tasks on the other processors, as well as the
tasks on the same processor as their requests are treated
first-come-first-served.
Thus, the accumulated busy time can be bounded as fol-
lows:
S(Qi, w) ≤
X
p∈P
X
τ∈p
X
q∈Qτ
C(q) +
X
τ∈pi
X
q∈Qτ
C(q) (5)
Qi are the requests sent by task τi that is mapped to proces-
sor pi. w is the time window within which these are
sent.
P is the set of processors in the system to which τi is not
mapped.
τ is a task mapped to a processor p and Qτ is the set of
requests to the shared resource issued by all activations
of task τ in the time window w.
C(q) is the maximum time that the request q occupies the
shared resource.
As opposed to Equation 1, Equation 5 delivers improved
modeling opportunities: Requests by different tasks and se-
quences of requests from the same task can be differentiated
and trigger a variable execution demand. Request priori-
tization can be easily introduced by annotating C(q) = 0
for all requests which may be preempted by higher priority
requests. Non-preemptive sections (usually the length of a
single memory request) can be captured with an additional
blocking term.
This allows us to expand Equation 4 by calculating the
local execution and ready times according to Equation 3
and the sum of the waiting times according to Equation 5:
Ri ≤ S(Qi, Ri) + tslot · (si +
X
j∈{Tj\i}
dj(Ri)) (6)
This is an upper bound of the response time of a task i,
including its accesses to a shared memory. As before, the
right hand side of the Equation 6 is monotonic with respect
to growing Ri, and can thus be solved iteratively until a
fixed-point, the response time, has been found.
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